Introduction
Have you ever experienced limitations of the Zynq/Ultrascale MPSoCs from Xilinx when it comes to GEMs and MDIO interfaces? The thing is that only specific GPIO pins can be used for MDIO communication. As seen on the picture below, apart from EMIO (PL pins) only MIO 52 and 53 can be used to […]
